Abstract-This paper focuses on optimizing the linearity in known RF circuits, by exploring the circuit design space that is usually available in today's deep submicron CMOS technologies. Instead of using brute force numerical optimizers we apply a generalized weak nonlinearity model that only involves AC transfer functions to derive simple equations for obtaining design insights.
I. INTRODUCTION

I
N recent years, the need for RF ICs with demanding performance specifications has been increasing significantly. Low intermodulation distortion is one of the most desirable design targets for the current wireless front-ends. Optimizing RF front-end circuits may be done using brute force numerical optimizers with a proper set of optimization constraints, or can (partly) be done by hand if sufficient design insight is present. Circuit distortion analyses such as Volterra series have been used to either provide design insights on the RF circuit linearity [1] or to get numerical/symbolic solutions for the behavioral modeling of the front-end [2] - [4] . To reduce the complexity of Volterra kernels, [5] uses nonlinear system order reduction algorithms to produce compact macromodels based on Volterra series.
As alternative for the Volterra series, in [6] we presented a general weak nonlinearity model that was applied to rela-tively small RF circuits: the low noise amplifier (LNA). This model can easily be used to derive e.g., the circuit's intermodulation distortion in a compact closed-form expression. Due to the nature of the method, this closed-form expression is a linear combination of a number of nonlinearity coefficients of each MOS transistor and of terminal AC transfer functions. Since the AC transfer functions involve no complex calculations, it is straightforward to utilize the general distortion model for various topologies. Nevertheless, [6] only shows the accuracy benchmarking of this general model for different LNAs while no further circuit design insights are provided.
This paper extends the general weak nonlinearity analysis method in [6] to a number of small RF circuits with four-terminal transistors; the method is applied to explore the design space to optimize RF circuits and to provide design insights. Section II presents the closed-form expressions for the general nonlinearity model. Using this model, we introduce a nonlinearity cutoff frequency that indicates the relative significance of capacitive nonlinearities with respect to resistive terms for MOS transistors. This is used to simplify the general model by removing many insignificant terms from the weakly nonlinear circuit model. Sections III and IV discuss insights on the linearity optimization for the cascode common source RF amplifier and common gate LNA. It is shown that the distortion generated by the cascode transistor easily become dominant in the amplifier's overall distortion behavior due to the relatively large output conductance and its associated large nonlinearities. The analytical expressions indicate an IM3 cancellation scheme for amplifiers biased in the moderate inversion region. In Section V the model is applied to the analysis and optimization of a CMOS attenuator consisting of two switches and two resistors. It is shown that proper sizing of the two switches leads to a process-robust wideband IM3 distortion cancellation between these two switches. The overall conclusions are summarized in Section VI.
II. THE GENERAL WEAK NONLINEARITY MODEL
A. The MOS Transistor Nonlinearity Model
The dominant source of nonlinearity in RF circuits is usually the transistors' nonlinearity. A MOS transistor is a fourterminal device, in which all currents into the terminals and charges attributed to the terminals are nonlinear functions of the voltages across any two terminals. Mathematically the transistor can be modeled as a three-port network with the gatesource, drain-source and bulk-source voltage as the input ports and gate current, drain current and bulk current as outputs for any given DC bias, see Fig. 1 . For analytical weakly nonlinear distortion analyses, Taylor series have been dominantly used to describe MOS transistor nonlinearity, where typically only the resistive nonlinearity is modeled [1] - [4] , [7] - [11] . Here we present a complete weak nonlinearity model of the MOS transistor taking into account both the resistive and capacitive nonlinearity, which is given by (1) and where and are respectively the capacitive and resistive coefficients. is the charge attributed to the terminal (gate, drain or bulk) and is the current into terminal . For the first order Taylor series terms we have , which implies that a first derivative is taken with respect to just one port voltage. For the second order terms , which means that either one second derivative is used or that two first order derivative are taken with respect to port voltages. In this paper we use only the first, second and the third order terms, for the latter of which . For the drain terminal, the firstorder coefficients , and correspond to the linear small signal parameters , and while , and are their capacitive counterparts. The higher order resistive coefficients , , and describe second-order and third-order dependency of the resistive drain-source current respectively on , and while , , and are their capacitive counterparts. The other coefficients are the cross-modulation conductive and capacitive terms describing the dependency of drain-source current on either any two terminal or three terminal voltages. These cross-modulation terms are significant in deep sub micron CMOS technologies.
B. Generalized Weakly Nonlinear Analysis
In the circuit example we analyzed in [6] , the transistors are assumed to be three-terminal devices with interconnected bulk and source terminals. Here, we assume four-terminal transistors obeying the weakly nonlinear model given in (1) . It is assumed that these transistors are dominant in the nonlinear behavior of the circuit with transistors. We assume a two-tone input voltage with sufficiently small amplitude to ensure circuit operation in the weakly nonlinear region. The voltage swing at each port ( , and ) of each transistor results in distortion currents ( , and ) by that transistor as described by (1) . These distortion currents in turn generate a voltage at the ports of all transistors (2) where is the number of transistors in the circuit, is the transfer function from the current in port of transistor to the terminal voltage of transistor , and is the transfer function from voltage input to port of transistor , with . Since (2) is carried out in the frequency domain, (1) is rewritten into an admittance notation, with . The generated distortion voltages result in additional distortion currents. The recursive dependency of (1) and (2) can be numerically solved by the harmonic balancing technique [7] , which is often implemented in simulators. A known issue with harmonic balancing is that oversampling is required to prevent significant aliasing of higher harmonics. For the weakly nonlinear analyses done in this paper, we assume a maximum mixing order of 3: all terms higher than third order are truncated. For weakly nonlinear systems this does not introduce significant errors, while by truncating the terms higher than third order, the number of terms remains finite and the set of equations can be analytically solved.
After truncation of higher order terms, only the terms with fundamental tones contribute to the second-order distortion, while the second-order distortion is proportional to ; similarly, only the terms with fundamental tones and second-order distortion components tones contribute to the third-order distortion components resulting in the third-order distortion proportional to . Now, a next step in the reduction of computational effort is the selection of only the frequency components leading towards the output signal component at the desired frequency (denoted as ). As a result, the set of equations consisting of (1) and (2) can be analytically solved; the distortion at the circuit output is now a linear combination of the distortion contributions of each individual transistor (3) where with the function that selects only the components from the product of voltages:
. For IM2 calculations the function thus is (with )
where denotes the complex conjugate of . The corresponding for IM3 calculations is somewhat more elaborate and is given in Appendix I. Note that is the AC transfer function from the current in port of transistor to the output voltage and can be easily obtained by small signal analysis.
In summary, since no topology information is involved in deriving (3), the analysis result can be reused in any topology by deriving the topology-dependent AC transfer functions. The presented model transforms the circuit distortion calculation that usually is done by Volterra-series into rather simple AC transfer function calculations using a topology-independent transformation. When this model is used for automatic symbolic analysis of time-invariant weakly nonlinear circuits, only AC symbolic analysis is required.
C. Simplifying the Transistor Nonlinearity Model
The nonlinearity model provides the possibility to further simplify the MOS transistor nonlinearity model given by (1) . In (3) the resistive and capacitive coefficients ( and ) are combined into . Then a cutoff frequency can be used to estimate whether the resistive nonlinearity or the capacitive counterpart is dominant for certain operating frequencies in a specific technology for specific biasing conditions and transistor sizes. However, for transistors with fixed length (e.g., minimum length) and width that is not close to minimum width, is fairly independent of transistor size (This is usually true for RF applications). This effectively leaves only bias dependent factors in a certain technology.
When is very high, can be reduced to a purely resistive component. Similarly, for having much lower than any signal frequency, the can be seen as purely capacitive. As a result, evaluating provides an approach to simplify the MOS transistor nonlinearity model for all of the weakly nonlinear RF circuits in the same transistor technology. This is different from previous work, as [3] , [16] do not take the capacitive nonlinearities into account, while [17] takes a transistor as a black box and does not distinguish between the resistive and capacitive nonlinearities. Moreover, [3] removes insignificant resistive nonlinearities based on a system-level circuit model, which makes it topology-dependent, while our is mainly dependent on bias conditions and technology parameters, and therefore largely topology-independent (Appendix II shows an example for for an nMOS transistor). Hence, the nonlinearity parameters only need to be estimated once for a certain technology, and can then be (re)used in calculations or simulations using e.g., a look-up table.
In this paper, a commercial 90 nm CMOS process is used for demonstration purposes. All simulations are done in Spectre circuit simulator, using the PSP compact MOSFET model [18] fitted to our 90 nm CMOS process. The PSP model is known to correctly fit derivatives up to the third order [12] , [13] and to satisfy the so-called Gummel symmetry test (GST) [14] , [15] . Fitting derivatives up to the third order is essential to reliably estimate distortion levels for all presented circuits in this paper. Passing the GST is essential for accurate simulation of distortion in the attenuator circuit in Section V.
Equation (3) shows that the relative importance of the nonlinearity between different terminals in one transistor can be determined by evaluating and . Since are linear transfer functions that depend on the actual circuit topology, the evaluation of the relative impact of the nonlinearities between ports can only be used to simplify the MOS transistor nonlinearity model for individual circuits, similar to the situation in [3] . 
III. CASCODE AMPLIFIER LINEARITY OPTIMIZATION
The cascode amplifier topology shown in Fig. 2 is widely used because of its superior properties over the common-source amplifier [19] - [23] . Typically the distortion contribution from cascode transistor is neglected [24] - [28] , which is valid for sufficiently large output impedance levels of . However, CMOS technology scaling yields relatively low output resistance for short transistors [29] . The distortion contribution of then can no longer be neglected. In [30] , [31] only the effect of the transconductance nonlinearity in is analyzed, while the other nonlinearities related to the output conductance of (e.g., the third order output conductance nonlinearity , and the cross terms and ) are neglected. In this section we take into account all nonlinearities up to the third order and demonstrate that for low supply voltage and large gain, , and may be dominant in the total distortion. Note that we focus on the distortion due to the cascode transistor, therefore we ignore the input matching for the CS amplifier and do not focus on good noise figure (NF). For simulation purpose we put a resistor at the gate of for input matching. Analysis results for output IM3 and a description are given below. The analysis described in the previous section shows that capacitive nonlinearities are not significant for this type of circuits in the low GHz range and can be neglected. The firstorder approximation (see Appendix III for the derivation) of the output IM3 of the cascode amplifier is where transistor nonlinearitis , , and are extracted from simulation as shown in Fig. 3 . Fig. 3 (a) shows that in the strong inversion region the nonlinearities and have the same sign (negative) while and have the opposite sign (positive). It follows from (6) that the contribution from each third-order nonlinearity adds up in the circuit output. Equation (6) also shows that a large output resistance of , , results in negligibly small distortion contributions of for the total IM3 compared to the contributions of . However, in deep submicron CMOS technologies, typically the output resistance of is relatively low: the IM3 distortion contribution from then may become dominant. On top of that, the low supply voltage together with high gain operation tends to push out of the deep saturation region, resulting in a very significant increase of the third-order output conductance nonlinearity term and the cross-modulation nonlinearities and , see Fig. 3 
(b).
To demonstrate the increasing IM3 contribution from as the gain increases, Fig. 4 shows simulation results for the cascode amplifier in Fig. 2 for different gain settings by only changing (from to ) for a constant bias current. The two-tone signals are at 1 GHz and 1.01 GHz and the IIP3 is extrapolated by sweeping the input power from to . Fig. 4 (a) shows that the model given by (5), including only the third-order transistor nonlinearity terms, provides an accurate IIP3 estimation for different gain settings. Fig. 4(b) shows that the voltage gain increases while the IIP3 decreases with increasing . For larger the drain voltage of decreases and comes out of deep saturation. As a result, the third-order nonlinearity terms , and increase significantly which results in a significant increase of IM3 distortion. Fig. 4(b) illustrates that the IM3 contribution of the cascode transistor then can be higher than that of . Therefore, in deep submicron CMOS technologies, linearity optimization must take into account not only and , but also cross-modulation terms 
and
. These cross modulation-terms are usually neglected [30] , [31] .
Expression (6) suggests that optimal bias for linearity should prevent from approaching the triode region where the third-order output conductance nonlinearity and the cross-modulation nonlinearity ( and ) are maximum. This leads to the following three linearity optimization approaches:
• optimiz the gate bias voltage of cascode transitor;
• use components to bypass part of the DC bias current;
• use distortion cancellation for the transistors. For demonstration purposes the linearity optimization is performed for the cascode amplifier in Fig. 2 with , where transistor and are biased in strong inversion. The dimension and bias condition ( , m, mA, , and ) provide 12.8 dB voltage gain, 7.4 dB NF, IIP3 and . The IIP3 is extrapolated by sweeping the input power from to with a two-tone signal at 1 GHz and 1.01 GHz. This design serves as reference for comparison with the optimized designs.
A. Optimizing the Cascode Transistor Gate Bias Voltage
One approach for linearization is to adjust the gate bias of cascode transistor . Usually the gate voltage is equal to the supply voltage . In this section it is shown that other (DC-) voltages may result in better performance; we do not address applying AC-variations (e.g., gain boosting) for simplicity reasons.
It can be derived from (6) and the relations between the transistor nonlinearities and biasing conditions that by adjusting the gate bias of the overall circuit linearity can be optimized. For low cascode gate bias levels, is biased between the saturation region and triode region where its output conductance nonlinearity and the cross-modulation nonlinearity ( and ) are high, resulting in rather low IIP3. At high cascode gate bias voltage levels the cascode transistor may go out of saturation which increases its nonlinearities , and . In between these two extremes, the total distortion of the two transistors is minimum, and typically dominated by the third-order transconductance nonlinearity of . Fig. 5 shows that for the reference LNA design a cascode transistor gate bias in the range of 1 V to 1.05 V yields maximum IIP3 with slightly degraded NF and voltage gain.
B. Usage of Bypass Components
One of the dominant effects with respect to distortion is the limited voltage headroom for either or , which is among others limited by the DC-voltage drop across the resistor. Using components to bypass part of the DC-current increases the headroom and hence decreases distortion.
One way to implement this is to add a pMOS load or an (on-chip) inductor in parallel to . A parallel pMOS load conducts a part of the DC current and lifts up the drain voltage of . As a result, the output conductance nonlinearity and the cross-modulation nonlinearity terms ( and ) of decrease. For the first-order approximation the output IM3 of the cascode amplifier given by (6) changes to (7) where the last term represents the distortion contribution from via its output conductance nonlinearity . Although contributes additional distortion, the circuit linearity can still be improved with a proper design. Fig. 6 shows the simulation result for the cascode amplifier with pMOS load in parallel to by sweeping the width of . A channel length three times the minimum length is used to increase the output resistance of for keeping the voltage gain almost unchanged. As increases, the drain voltage of increases since less dc current passes through . The IIP3 increases as enters further into the saturation region. More DC current through further increases the drain voltage of . This pushes out of deep saturation and causes more distortion and noise from . The IIP3 is optimum at the region where both the cascode transistor and the are in saturation. Then the output conductance nonlinearity , the cross-modulation nonlinearity ( and ) of and the output conductance nonlinearity of are less significant than the third-order transconductance of . Alternatively an on-chip stacked inductor load can also be used to increase the drain voltage of [32] . However, for frequencies in the lower GHz range, the low quality factor introduces rather small shunt parasitic resistance that limits the amplifier gain. Moreover, on-chip stacked inductors typically consume much more area than a pMOS load [32] , [33] .
C. Optimal Bias in Moderate Inversion Region
Assuming that the main nonlinearity of a MOS transistor arises from transconductance nonlinearity , the IIP3 sweet spot of the single transistor amplifier coincides with the setting at which is zero [9] . Due to increasingly nonlinear output conductance and cross terms in submicron CMOS technologies, the actual IIP3 sweet spot of a single transistor amplifier however does not coincide with zero- [9] , [11] . As the cascode transistor may contribute significant distortion, the effect of the cascode transistor on the IIP3 sweet spot needs to be included.
The simplified model in (6) is used to estimate the IIP3 sweet spot of the cascode amplifier. Fig. 3(a) shows that in moderate inversion the nonlinearities , and are positive and is negative. Thus, the distortion generated by of and cancels the distortion of all the other nonlinearities within and as suggested by (6) . As illustration for this, Fig. 7 shows the simulation and calculation result for the cascode amplifier where and are set to have a constant of 20 mS at 1 GHz, which is the same as in the reference design. Firstly, Fig. 7(a) shows that the model given by (6) including only the third-order transistor nonlinearity provides an accurate IIP3 estimation for the moderate inversion bias region. As shown in (6) and Fig. 4(a) , for very low , and are large and dominantly contribute to the output distortion. As increases, and start to decrease and their distortion cancels the distortion generated by the other transistor nonlinearities; this enables a high-IIP3 region around
, which is about 20 mV away from the zerosetting illustrated by the dashed line in Fig. 7(a) . For large when the transistors enter strong inversion, and get negative and there is no distortion cancellation. Based on Fig. 7 we choose one optimal design m, , mA . Compared to the reference cascode amplifier design, the transistor width is doubled while the DC current is about halved. Fig. 8 shows that for a set of 200-time Monte Carlo simulation with mismatch and process corner spread the moderate inversion optimal region enables mean IIP3 of 12.5 dBm at 1 GHz, which is an improvement of about 16 dB compared to the reference design operating in strong inversion. To illustrate frequency-dependencies, Fig. 9 shows the simulated results of this optimal design for input signal frequency from 0.1 GHz to 10 GHz. Fig. 9 shows that optimal bias in the moderate inversion improves IIP3 by more than 10 dB for frequencies up to 10 GHz. The cancellation degrades at higher frequencies because of increasing phase shifts between the distortion components generated by and by the other nonlinearity components. The simulated IM3 and HD1 for varying input power in Fig. 10 shows that the IM3 cancellation in the moderate inversion region becomes less effective for input signals larger than . This is due to higher-order transistor nonlinearities. Since the voltage drop across is halved in the moderate inversion region, there is more headroom for the output swing and hence increases from to .
D. Summary
The general weak nonlinearity model used for the cascode amplifier topology shows that the cascode transistor may contribute significantly to the overall distortion, especially in high gain settings in deep submicron CMOS. A number of ways to minimize distortion were discussed, among which optimum gate biasing of the cascode transistor, using DC-current bypass components, and enabling distortion cancellation in moderate inversion operation. Table I lists the simulation results of optimal linearity designs using the three optimization approaches discussed in Section III. The optimal designs are obtained using the data in Figs. 5-7 respectively. Table I shows that only adjusting the cascode transistor gate bias (Opt.A) increases IIP3 by 6 dB while gain and noise are slightly affected. This approach takes no extra active area. For higher IIP3 either the pMOS load (Opt.B) should be used or the cascode amplifier should be biased in the moderate inversion (Opt.C). Both Opt.B and Opt.C need extra active area while gain and noise are slightly affected. However, biasing the amplifier in the moderate inversion (Opt.C) uses about 50% less current and achieves the largest IIP3 improvement due to the distortion cancellation between and while little effect on gain and NF. Less dc bias current provides more headroom for the output swing and increases . As shown in Section III-C, for all process corners and for frequencies up to 10 GHz biasing in moderate inversion appears to be optimum.
IV. COMMON-GATE LNA LINEARITY OPTIMIZATION
Due to the strict demands on input matching, the transconductance for a common-gate (CG) LNA is fixed, resulting in difficulties in simultaneously providing dB and high gain [34] - [39] . The cross-coupled capacitors shown in Fig. 11 are frequently used for boosting in order to achieve high gain and low NF [34] - [36] , [38] , [39] . For input matching, and are dimensioned for a fixed transconductance : for high gain and a low NF then a large is required. Similar to the discussions in Section III for the cascode common source amplifier, the large decreases the drain voltage of and tends to push out of deep-saturation. As a result, the third-order output conductance nonlinearity and the cross-modulation nonlinearity ( and ) increases dramatically and contributes more IM3 distortion. For demonstration, we simulate the CG LNA shown in Fig. 11 (a) in different gain settings by sweeping (from to ) for a constant 2 mA DC current while keeping dB. The two-tone signals are at 1 GHz and 1.01 GHz and the IIP3 is extrapolated by sweeping the input power from to . Fig. 12 shows that larger improves NF and gain at the price of decreasing IIP3 since are pushed out of the deep saturation region. The optimal bias region can be estimated using the expression for the output IM3 of the CG LNA half-circuit model shown in Fig. 11 (b) (see Appendix IV for the derivation) (8) Assuming that and , (8) can be simplified to (9) For the common gate LNA, (9) suggests a similar IM3 cancellation scheme as for the cascode CS amplifier discussed in Section III. In the moderate inversion region the transconductance nonlinearities turn into positive values. Thus, the distortion generated by of and cancels the distortion of all the other nonlinearities within and . shows the simulated IIP3 of the CG LNA as well as the calculated IIP3 using (8) . Both and have the same dimension and a constant transconductance ( for dB) for different overdrive voltage . The load is set to to achieve 18 dB voltage gain and 2.3 dB NF. The two-tone signals are at 1 GHz and 1.01 GHz and the IIP3 is extrapolated by sweeping the input power from to . Fig. 13 shows that the model given by (8) provides a good prediction on the IIP3 changing trend. For very low , and are large and dominantly contribute to theoutput distortion. As increases, and start to decrease and their distortion cancels the distortion generated by the other transistor nonlinearity terms. This cancellation enables a high-IIP3 region around . For large the transistors enter the strong inversion region, and and become negative and as a result no distortion cancellation can take place between and . For comparison we simulate two LNA designs at 1 GHz. The load is set to and a 100 nH inductor with is used to model the off-chip inductor. In both designs are set to , while in LNA1 the transistors are biased in strong inversion region and in LNA2 the transistors are biased in moderate inversion. Table II shows that in the optimal moderate inversion region, IIP3 is improved by 15 dB, the DC current is decreased by 50% while NF, gain and input matching stay the same. However, the price to be paid is about 3 dB smaller bandwidth since the transistor width increases by about two times in the optimal moderate inversion region.
A 200-sample Monte Carlo simulation with mismatch and corner spread shows in Fig. 14 that moderate inversion biasing yields a mean IIP3 of 9.4 dBm, which is about 14 dB higher than biasing in saturation. Fig. 15 shows the IIP3 for the designs as a function of frequency from 0.1 GHz to 10 GHz. It is shown that the optimal bias in the moderate inversion improves IIP3 by more than 10 dB up to 5 GHz. The distortion cancellation degrades towards higher frequencies because of phase shifts between the distortion components due to and due to the other nonlinearity terms. Fig. 16 shows the simulated IM3 and HD1 as a function of input power; the IM3 cancellation in moderate inversion becomes less effective for input signals larger than . This is due to transistor nonlinearities higher than third-order. Since the voltage drop across is halved in the moderate inversion region, there is more headroom for the output swing and hence this increases from to .
V. ATTENUATOR LINEARITY OPTIMIZATION Many RF receivers such as mobile TV receivers experience input signals with high dynamic range. This large input power variation can be decreased using precise gain control circuits, which is traditionally implemented as variable-gain amplifiers (VGAs). However, CMOS-switch-based attenuators can provide precise gain control, and may show superior performance in linearity and power consumption [40] - [43] .
One way to set the attenuation factor in a CMOS attenuator is to implement voltage controlled resistances in one resistive division network [40] - [42] . Another way is to switch between different (mainly passive) attenuator branches [43] where each individual attenuator branch provides one specific attenuation value. One advantage of this latter implementation is that each attenuator branch can be highly optimized (individually).
This section focuses on the linearity optimization of the CMOS attenuator shown in Fig. 17 that is used in attenuator networks. The input power source is modeled by the voltage source with source impedance . Note that this attenuator can be regarded as a part of a PI-or T-attenuator, but with one transistor/resistor less because there is no inverse matching (typically not needed on-chip). Assuming perfect input matching provided by the attenuator, the input voltage for the attenuator is and the attenuation is defined by . When the switch transistors and enable the input-matching, the signal attenuation is provided via the network of resistor , resistor , transistor and transistor . The large resistors and are used to minimize the source-gate voltage swing and source-well voltage swing: with sufficiently large resistors these voltages are purelyAC-coupled [40] . In that case and . This firstly extends the bandwidth of this attenuator, and secondly minimizes the nonlinearity related to and . As a first-order approximation (see Appendix V for the derivation) the output IM3 of the attenuator is (10) Both transistors operate either in the off-state which is not very relevant for distortion analyses or in deep triode. In deep triode the dominant nonlinearity is the third-order output conductance nonlinearity , as suggested in Fig. 18 . This allows for simplification of (10) into (11) To the first order approximation, the is inversely proportional to the transistor width and the third-order output conductance nonlinearity is proportional to , we use and which yields (12) From (12) it follows that: 1) The IM3 distortion from the switch is inversely proportional to ; 2) With any sensible attenuation value, , the IM3 distortion from the switch transistor can cancel the distortion from switch for a specific ratio between the widths of the two switch transistors . With the simplified expression above, the optimum switch width is (13) For demonstration purposes, we simulate the attenuator circuit in Fig. 17 by sweeping the width of for three attenuation values ( dB, dB and dB). For the simulations, the width of is fixed to m while the values for and are set in such a way that both input impedance matching and the specified attenuation are obtained. The two-tone signals are at 1 GHz and 1.006 GHz and the IIP3 is extrapolated by sweeping the input power from to 0 dBm. Fig. 19(a) shows that the attenuator achieves the targeted attenuation with very good input matching. Fig. 19(b) shows that for every attenuation level an optimal IIP3 can be achieved at certain . In Table III the optimal obtained by simulation in Fig. 19(b) is compared with the optimal estimated by (13) ,which shows the good accuracy of our model. As suggested by (12) , for small the distortion generated by is much larger than that from . Therefore, IIP3 is determined by . As increases, IIP3 increases until its highest value when the amplitude of the distortion from is equal to that of the distortion from . For large the IIP3 is determined by and because in this simulation is fixed, the IIP3 does not change as increases to very large values. The simulation results show that in higher attenuation setting the IM3 cancellation is effective for wider , which also follows from (13) .
The demands on linearity are usually the highest for high attenuation setting (i.e., small levels of ). Therefore, we simulate the effect of mismatch and process spread and operation frequency on this IM3 cancellation scheme for the attenuator with dB attenuation, The two-tone signals at 1 GHz and 1.006 GHz are used and the IIP3 is extrapolated by sweeping the input power from to 0 dBm. Equation (12) shows that near the minimum distortion setting of the attenuator circuit the sensitivity towards spread and mismatch may be large, which is shown in Fig. 20(a) that for small switches ( m and m) the IIP3 peak is narrower than for wide switches ( m and m). Note that the calculated IIP3 using our model in (14) matches simulation very well. The overall result of spread and mismatch on 20(c) . For the optimal design with small switches ( m and m) the mean IIP3 is 38 dBm (nominal IIP3 is 45 dBm). For the optimal design with wide switches ( m and m) the mean IIP3 is 62 dBm (nominal IIP3 is 62 dBm). As a result, the sensitivity of this IM3 cancellation scheme can be reduced by using wide switches. Note that for small switches optimized with IM3 cancellation ( m and m), the worst-case IIP3 in the Monte Carlo simulation still reaches 34 dBm, which is 12 dB higher than in the design with the same m but wider m . In this analysis it was assumed that there is no significant frequency dependency. An illustration of this is given in Fig. 21 , where the IIP3 is shown as a function of with a fixed m for frequencies from 0.2 GHz to 10 GHz.
In summary, the general weak nonlinearity model provides an accurate analytical expression for the linearity optimization of the CMOS attenuator in Fig. 17 .
VI. CONCLUSION
We introduced a generalized weak nonlinearity analysis method, which is somewhat related to harmonic balance analyses. It can obtain closed-form expressions for circuit distortion. Due to the nature of the method, the obtained expressions consist of technology dependent transistor nonlinearity parameters and topology-dependent AC transfer functions only. Simple techniques were introduced to maximally decrease computational effort, such as limiting calculations in such a way that only signals leading to the targeted distortion component are included in the calculations. Secondly a nonlinearity cutoff frequency was used to determine the relative importance between the resistive nonlinearity and its capacitive counterpart and to allow for omission of nonlinearity terms. The characterization results of is topology-independent and can be (re)used for all the circuit designs in the same process, which improves the efficiency of numerical circuit optimization.
The general weak nonlinearity model is applied to three RF circuits to explore the design space for linearity optimization insights that is usually available in today's deep submicron CMOS technologies. We show that in a standard cascode LNA circuit, the cascode transistor can significantly contribute to distortion in deep submicron CMOS technologies. This is due to the low supply voltage and the decreasing output resistance. A number of ways to decrease the distortion with (almost) unchanged NF and gain are discussed, including DC-current bypass components and biasing the transistor in the moderate inversion region to get distortion cancellation. For both common source amplifier and common gate LNA, this IM3 cancellation scheme provides robustly more than 10 dB IIP3 improvement for signal frequencies up to 5 GHz in a 90 nm CMOS process. For a CMOS attenuator circuit, a novel and robust IM3 cancellation technique is demonstrated; with a proper sizing, the distortion from the two switches in the attenuator can cancel each other, yielding more than 10 dBm IIP3 improvement from 0.2 GHz to 10 GHz.
APPENDIX I
For calculating the output IM3, the following function takes into account only the terms leading to the signals at
In this, denotes the complex conjugate function.
APPENDIX II
The MOS transistor resistive nonlinearity can be extracted in many ways in time domain or in frequency domain. In this work we derived the non-linearity coefficients from simulations using Spectre and a well fitted PSP model. The PSP model is known to be able to correctly fit at least up to the third derivative [12] , [13] , [18] . Using a PSP model has advantages over getting derivatives from measurements mainly because measurement noise is largely eliminated: the PSP model can be used to accurately smoothen measurement results.
The resulting nonlinearity parameters scale (as a good approximation) linearly with transistor width which allows normalization with respect to transistor width. Furthermore, transistor length is assumed to be minimum. Then the nonlinearity parameters are mainly functions of port voltages, and need to be determined just once for each technology. Storing them in e.g., a look-up table then allows for computational efficient use in e.g., calculations. As an example, the is extracted from simulations, as a function of and for a minimum length transistor, for the 90 nm CMOS process used throughout this paper. The resulting contour plot of is shown in Fig. 22 ; for readability, is plotted; the minimum value of 2 in the plot hence corresponds to . The plot indicates that at frequencies lower than 10 GHz, is dominant compared to and hence can be neglected.
APPENDIX III
The drain-source resistive nonlinearity of , the drain-source resistive nonlinearity of , the gate-source capacitive nonlinearity of and the bulk-source capacitive nonlinearity of contribute to the of the cascode amplifier shown in Fig. 2 . Applying the general weak nonlinearity model given in (3) to the cascode amplifier yields (A3) Using the model shown in Fig. 23(a) to calculate the function, (A3) can be rewritten into (A4) For e.g., , the relative importance between the gate-source capacitive nonlinearity, the bulk-source capacitive nonlinearity and the drain-source resistive nonlinearity can be determined by (A5) 
Characterization of
shows that for in the cascode amplifier the dominant nonlinearity is the drain-source resistive nonlinearity. Then (A4) can be simplified to (A6) Firstly assuming that the drain-source resistive nonlinearity related to the bulk-source voltage swing can be neglected, and secondly only including the third-order nonlinearity, we use the model shown in Fig. 23(b) to calculate the functions, yielding (5) in Section III.
APPENDIX IV
For the CG LNA shown in Fig. 11(b) , assuming firstly that the resistive nonlinearity is dominant between the drain-source terminal, and secondly including only the third-order nonlinearities, the general weak nonlinearity model given in (3) can be rewritten as (A7)
Assuming perfect input matching , we use the model shown in Fig. 24 to calculate the and functions. Then (A7) can be rewritten as (8) in Section IV.
APPENDIX V
The characterization of is performed for minimum length MOS transistors with and . It shows for the intermodulation distortion below 10 GHz that the resistive nonlinearity is dominant between the drain-source terminal.
For the switch in Fig. 17 the nonlinearity between the gate-source terminal and bulk-source terminal can be neglected since the gate, bulk and source are ac connected. For the switch the gate-source terminal and bulk-source terminal can also be neglected since two large series resistors minimize the voltage swing and . As a result, only the drain-source resistive nonlinearities in and are considered. Applying the general weak nonlinearity model given by (3) to the attenuator yields (A8)
In the equivalent model shown in Fig. 25 To the first-order approximation we only include the third-order nonlinearity, substituting (A9)-(A13) to (A8) yields (10) in Section V.
